Emplois actuels liés à Mixed-Signal IC Design Engineer - Paris Offices - Arago

  • Analog Mixed Signal IC Manager

    Il y a 9 minutes

    Paris, France ic resources Temps plein

    I am recruiting for a Analog Mixed-Signal IC Design Manager to join a reputable organisation in France who are looking for an experienced individual who can manage and grow the current engineering team. Responsibilities will include but are not limited to: Manage a team of engineers overseeing design from concept to production. Lead cross-functional...

  • Senior Analog Design Engineer

    Il y a 3 minutes

    Paris, France ic resources Temps plein

    We are working with a Fabless Semiconductor company that specialises in the design and marketing of highly integrated and mixed-signal products and are looking for a Analog Design Engineer.  You will have the opportunity to join their growing design team working in the heart of France's capital, Paris and be involved in the architecture definition, test...

  • Lead Analog IC Design Engineer

    il y a 7 jours

    Paris, France ic resources Temps plein

    I am currently recruiting for a reputable organisation based in Paris, France, where I am helping to identify an Analog Mixed-Signal Design Lead. The responsibilities will include, but are not limited to : Designing and developing Analog IPs such as voltage regulators, charge pumps, bandgaps, sensors, PLLs, and converters, following a structured development...

  • Lead Analog IC Design Engineer

    Il y a 5 minutes

    Paris, France ic resources Temps plein

    I am currently recruiting for a reputable organisation based in Paris, France, where I am helping to identify an Analog Mixed-Signal Design Lead. The responsibilities will include, but are not limited to: Designing and developing Analog IPs such as voltage regulators, charge pumps, bandgaps, sensors, PLLs, and converters, following a structured development...

  • Lead Physical Design Engineer

    Il y a 4 minutes

    Paris, France ic resources Temps plein

    This is an exciting opportunity for a Senior Physical Design Engineer to join a fabless semiconductor company who design highly integrated mixed signal products which are used in a range of markets such as wireless communications, defence, and aerospace. In this role you will work at chip and block level to help achieve state of the art integrated circuits...

  • Digital Design Engineer

    Il y a 5 minutes

    Paris, France ic resources Temps plein

    Digital Design Engineer - Mixed-Signal ASIC Products - France (multiple locations) This is a fantastic opportunity to join a leading, fabless Semiconductor company who design highly integrated mixed signal products which are used in a range of markets such as wireless communications, defence, and aerospace.  In this role you will take ownership of RTL...

  • Pll Analog Ic Design Engineer and Technical Leader

    il y a 1 semaine

    Paris, France SCALINX Temps plein

    **Contract type** - Permanent**Starting Date** - Immediately**Location** - Paris/Caen/Grenoble - FRANCE**Offer date** - 17/01/2024**Offer Ref.** - analog_tech_lead_PLL_2023_06 **Work description** - Focus on the architecture and design of high performance RF PLL. - Lead and support analog design work-packages from transistor schematic to GDSII -...

  • Senior DFT Engineer

    Il y a 2 minutes

    Paris, France ic resources Temps plein

    Senior DFT Engineer - Mixed-Signal ASIC Products - France (multiple locations) This is a fantastic opportunity to join a leading, fabless Semiconductor company who design highly integrated mixed signal products which are used in a range of markets such as wireless communications, defence, and aerospace.  In this role you will take ownership of DFT...

  • Mixed Signal Design Engineer

    il y a 1 semaine

    Paris, France Anderson RH Temps plein

    You have an engineering Master's degree in an electronic or microelectronic field - 7+ years of relevant experience as a designer in a microelectronics environment - System Verilog or Verilog-AMS - Experience with behavioral modeling languages as well as work experience with Cadence AMS Designer verification flow Take ownership of the digital specification...

  • PLL Technical Lead

    il y a 14 secondes

    Paris, France ic resources Temps plein

    I am seeking a dynamic and experienced Analog Designer to take on the role of PLL Analog IC Technical Lead. This engineer will contribute to the chip/block level architecture definition and implementation. In this role, the candidate will technically drive analog work-packages to deliver a state-of-the-art Integrated Circuit (IC) in deep submicron CMOS...

Mixed-Signal IC Design Engineer

il y a 7 heures

Paris Offices, France Arago Temps plein
Meet Arago and the Aragonians

Arago is an AI and computer hardware company whose mission is to drive the course of history forward. We do so by accelerating breakthroughs at the intersection of AI and semiconductors.

Founded in 2024 by AI researchers and physicists with deep expertise in photonics, electronics, software, mathematics, and machine learning, Arago brings together a lean team of engineers and scientists from the world's top companies and research labs.

Composed of nine nationalities and operating from hubs in France, North America, and Israel, we believe in great science and fast achievements. Our work is guided by these core principles:

  1. Do great things: we deliver work we're proud to sign our name to.

  2. High velocity: speed matters. We move quickly, one step at a time.

  3. One unit: we're all in this together, with relationships grounded in trust, respect, and camaraderie.

Arago is backed by executives from Apple, Arm, Nvidia, Microsoft, and Hugging Face, as well as prominent US and European deeptech venture firms and exited founders.

What you'll do

Design, integrate, and deliver high-performance digital subsystems within mixed-signal ICs, enabling control, calibration, and high-speed data movement in analog-centric environments — owning the flow from RTL to physical implementation and tape-out.

Responsibilities

  • Design and verify digital subsystems that interface directly with high-speed analog and mixed-signal circuits — including calibration engines, control FSMs, data converters, and multiplexing logic.

  • Integrate and customize external IP blocks (e.g., GPIOs, LVDS I/Os, serial interfaces), ensuring compliance with analog signal and timing requirements.

  • Lead the digital implementation flow for mixed-signal blocks: from RTL to synthesis, floorplanning, P&R, timing closure, physical signoff, and tape-out.

  • Collaborate closely with analog, layout, and system teams to co-optimize digital-analog boundaries, resolve cross-domain issues, and ensure robust high-speed performance.

  • Contribute to the development of high-speed serial I/O subsystems — experience in the design and implementation of SerDes blocks is a significant advantage.

  • Language: English at a proficient level. French is a plus.

Required Skills and Experience

  • Strong experience in digital RTL design (Verilog/SystemVerilog), particularly for mixed-signal systems involving high-speed calibration/control loops, converters, multiplexers, and serial/parallel data paths.

  • Deep understanding of digital-analog integration challenges, including timing closure, noise coupling, clock domain crossing, and analog-aware floorplanning in high-speed environments.

  • Proven ability to drive digital blocks from design through verification, synthesis, floorplanning, P&R, and tape-out, especially in the context of analog or RF ICs.

  • Skilled in integrating and adapting external IPs such as GPIOs, LVDS, SPI/I²C interfaces; experience with high-speed serializers/deserializers (SerDes) is a highly valued plus.

  • Proficient with industry-standard EDA toolchains for both front-end (design/verification) and back-end (physical implementation), with a strong grasp of mixed-signal layout constraints.

Pay and benefits

  • Competitive cash compensation, with final package based on location, experience, and the pay of team members in similar positions.

  • Meaningful stock option plan offered at the earliest stage of the company (included in the majority of full time offers).

  • Relocation bonus and coverage of moving expenses for relocation within 20 minutes of the company's location.

  • Healthcare coverage (including family-friendly options), pension contributions, professional development support, and 25 days of PTO, in addition to public holidays.

  • Ownership of a key technical domain, with significant vertical and/or horizontal growth opportunities, based on performance and individual drive.

  • Reimbursement of 50% of the public transport subscription fee.

  • A high-paced, multicultural (with 9 nationalities), and engineering-led environment.

Our Hiring Process: Your Journey to Arago

  • Screening Call : Get to know you beyond your CV.

  • Technical meeting : Deep dive into your past projects and technical achievements.

  • CEO Interview : Assess the fit with the team's culture and long-term vision.

  • Reference Calls: Mandatory calls with your former managers to validate strengths, weaknesses, and work style.

  • Technical Assessment: Take-home technical assignment crafted to the role you're applying for.

  • Final Interview : Discuss your technical assignment and address any remaining questions with team members.