DFT Lead

il y a 2 semaines

SaintSulpicelaPointe, Occitanie, France Kandou Bus Temps plein

Challenges are our drive, innovation our calling. We at Kandou are a team of passionate accomplished professionals making a mark in the semiconductor industry. We're an innovative leader in high-speed and energy efficient chip-chip link solutions critical to the evolution of the electronics industry, continuously developing to meet the demands of not just the customers of today, but of tomorrow too. If you love to be part of a high-tech scale-up and are motivated by pushing your limits and challenging the status quo, we have an opportunity for you.

We are actively seeking a resourceful DFT Lead based in Lausanne, Switzerland.

Key Responsibilities:

  • Lead DFT activity for the next generation products
  • Driving the DFT architectures, methodologies and tool flows for complex multi-million gate designs with Analog/high bandwidth SerDes, DDR, PCIe designs
  • Closely working with Physical implementation team to define timing constraints in test modes and helping to converge for successful tapeout
  • Good understanding of ATE, knowledge of probe and final test bring up debug issues and drive the test engineering team for successful Silicon bring up and test program development
  • Define the test plan by closely working with the  teams and drive the pattern development of functional/structural tests for final/wafer test program
  • Closely working with the teams to bring up  device qualification solution for HTOL
  • Drive lab bench silicon debug to understand ATE bring up issues

Skills:

  • Excellent communication skills, and strong team player with can do type of attitude
  • Mentoring the team members
  • Excellent debugging skills
  • Good scripting skills to develop automation

 Qualifications:

  • 12+ years of DFT experience including architecture specification, implementation, test pattern development, and simulation
  • Proven track record of delivering DFT solution to complex designs
  • Experience working with IJTAG methodologies
  • Experience with hierarchical MBIST insertion, hierarchical scan insertion and scan compression methodologies
  • Experience in ATPG pattern generation for different kinds of fault models, fault coverage analysis and converging to high coverage metrics
  • Strong debug capabilities in simulating patterns with timing
  • Experience in defining test mode constraints and analyzing the timing reports
  • Experience with industry standard EDA tools for DFT, timing, and simulation
  • Good knowledge of System Verilog
  • Experience with chiplet based designs is a plus

Education:

  • Bachelor of Engineering in Electronics and Electrical Engineering, Computer Engineering (equivalent or higher)

If this is the role you have been looking for and want to be part of a growing company with an exciting future, we would really love to hear from you. Together We Kandou It

Visit us at  and 

  • DFT Engineer

    il y a 2 semaines

    Saint-Sulpice-la-Pointe, Occitanie, France Kandou Bus Temps plein

    Challenges are our drive, innovation our calling. We at Kandou are a team of passionate accomplished professionals making a mark in the semiconductor industry. We're an innovative leader in high-speed and energy efficient chip-chip link solutions critical to the evolution of the electronics industry, continuously developing to meet the demands of not just...

  • Digital EDA

    il y a 1 semaine

    Saint-Sulpice-la-Pointe, Occitanie, France Kandou Bus Temps plein

    Challenges are our drive, innovation our calling. We at Kandou are a team of passionate accomplished professionals making a mark in the semiconductor industry. We're an innovative leader in high-speed and energy efficient chip-chip link solutions critical to the evolution of the electronics industry, continuously developing to meet the demands of not just...

  • Ingénieure / Ingénieur R&D ASIC

    il y a 5 jours

    Montbonnot-Saint-Martin, Auvergne-Rhône-Alpes, France Capgemini Engineering Temps plein

    Capgemini Engineering, leader mondial des services d'ingénierie , rassemble des équipes d'ingénieurs , de scientifiques et d'architectes pour aider les entreprises les plus innovantes dans le monde à libérer leur potentiel . Des voitures autonomes aux robots qui sauvent des vies, nos experts en technologies digitales et logicielles sortent des sentiers...

  • Ingénieur méthode électronique

    il y a 2 semaines

    Saint-Marcel, France FED Engineering Temps plein

    Ingénieur méthode électronique Introduction Samuel, Consultant au sein du cabinet de recrutement Fed Ingénierie en Ile-de-France, recherche pour son client entreprise international, leader de l'industrie mécanique un(e) Ingénieur méthode électronique H/F basé(e) dans le 27. Mission Rattaché(e) au Responsable du Service Industrialisation...

  • Trésorier Sénior

    il y a 2 semaines

    Saint-Ouen, France Inetum Temps plein

    **Description de l'entreprise** Inetum est un leader européen des services numériques. Pour les entreprises, les acteurs publics et la société dans son ensemble, les 28 000 consultants et spécialistes du groupe visent chaque jour l'impact digital : des solutions qui contribuent à la performance, à l'innovation et au bien commun. Présent dans 19 pays...

  • Trésorier Sénior

    il y a 2 semaines

    Saint-Ouen, France Inetum Temps plein

    **Mission** Dans le cadre de la croissance du groupe, nous sommes à la recherche d’un Trésorier Sénior - Cash Management & Back office. Au sein de la Direction Financements et Trésorerie, les missions principales du poste consisteront à: - Optimiser le résultat financier (trésorerie zéro) et les frais bancaires et de ses principales filiales. -...

  • IFIP/ATT - BSI5 - Responsable d'application - Equipe CEP modernisé, KHQ, ICM et Banque en ligne H/F

    il y a 2 semaines

    , rue Auguste Blanqui Montreuil Cédex - France, Ile-de-France, Seine Saint-Denis () Ministere De L'Economie Et Des Finances Temps plein

    Informations générales Référence Date de début de publication /11/2025 Date limite d'envoi des candidatures14/12/2025 Documents requis pour postulerCV et lettre de motivation obligatoires. Pour les agents DGFiP, l'avis du supérieur hiérarchique et les trois derniers comptes-rendus d'évaluation professionnelle (CREP) sont obligatoires. Pour les...

  • IFIP/ATT - BSI5 - Responsable d'application - Equipe CEP modernisé, KHQ, ICM et Banque en ligne H/F

    il y a 1 semaine

    , rue Auguste Blanqui Montreuil Cédex - France, Ile-de-France, Seine Saint-Denis () Ministere De L'Economie Et Des Finances Temps plein

    Informations générales Référence Date de début de publication /11/2025 Date limite d'envoi des candidatures14/12/2025 Documents requis pour postulerCV et lettre de motivation obligatoires. Pour les agents DGFiP, l'avis du supérieur hiérarchique et les trois derniers comptes-rendus d'évaluation professionnelle (CREP) sont obligatoires. Pour les...