PhD Position in AI-Assisted Generation of High-Level Models and Simulators for Hardware Design
il y a 4 semaines
Position description
Category
Electronics components and equipments
Contract
Fixed-term contract
Job title
PhD Position in AI-Assisted Generation of High-Level Models and Simulators for Hardware Design
Socio-professional category
Non Cadre
Contract duration (months)
36
Job description
Simulation tools are essential for the design and validation of digital circuits. They use different levels of abstraction to facilitate hardware/software co-design and co-validation. Architecture simulators, called Instruction Set Simulators (ISSs), provide high-level abstraction for fast functional verification and early design space exploration, while Register Transfer Level (RTL) simulators provide detailed circuit-level implementation for accurate analysis but with longer simulation times.
Faced with accelerated development schedules together with tool and resource constraints, hardware designers often start with RTL development and defer the construction of an ISS. However, as the design process progresses, the need to create ISSs becomes apparent, particularly for tasks such as software validation and design space exploration of next-generation hardware.
Creating ISSs manually presents significant challenges, as it is both time-consuming and error-prone. Further complexity is introduced by the need to ensure equivalence between ISS and RTL. There is therefore an urgent need for innovative methods to automate the generation of an ISS when the RTL is available.
The generation process of an ISS consists mainly of extracting architectural states and deriving instruction execution functions [1, 2]. An ISS is then constructed by seamlessly integrating the architectural states and the instruction execution functions, ensuring an accurate representation of the hardware's functional behaviour.
The goal of the thesis is to design a methodology implemented in a tool that takes low-level RTL models as input and automatically generates an ISS by exploiting recent advances in machine learning (ML) such as Graph Neural Networks [3], and compilation flows such as MLIR [4], in the field of electronic design automation (EDA). The expected result is a complete flow for the automatic generation of ISS from RTL, ensuring by construction the semantic consistency between the two levels.
The results of this thesis will be the subject of presentations at international conferences and in scientific journals.
References
[1] Zeng, Yu, Aarti Gupta, and Sharad Malik. "Generating architecture-level abstractions from RTL designs for processors and accelerators part I: Determining architectural state variables." ICCAD, 2021.
[2] Zeng, Yu, Aarti Gupta, and Sharad Malik. "Automatic generation of architecture-level models from RTL designs for processors and accelerators." DATE, 2022.
[3] Chowdhury, Subhajit Dutta, Kaixin Yang, and Pierluigi Nuzzo. "ReIGNN: State register identification using graph neural networks for circuit reverse engineering." ICCAD, 2021.
[4] Lattner, Chris, et al. "MLIR: Scaling compiler infrastructure for domain specific computation." CGO, 2021.
Applicant Profile
Master's degree in Computer Science/Electronics. Good experience/knowledge in Machine Learning. Experience/knowledge in digital electronics design. Excellent programming skills in Python and C++. Proficiency in VHDL and/or Verilog programming will be a plus. Good analytical and experimental skills will be highly valued.
Position location
Site
Saclay
Job location
France, Ile-de-France
Location
Palaiseau
Requester
Position start date
01/10/2024
-
Palaiseau, Île-de-France Cea Temps pleinSimulation tools are essential for the design and validation of digital circuits. They use different levels of abstraction to facilitate hardware/software co-design and co-validation. Architecture simulators, called Instruction Set Simulators (ISSs) , provide high-level abstraction for fast functional verification and early design space exploration, while...
-
Palaiseau, France Cea Temps pleinSimulation tools are essential for the design and validation of digital circuits. They use different levels of abstraction to facilitate hardware/software co-design and co-validation. Architecture simulators, called Instruction Set Simulators (ISSs) , provide high-level abstraction for fast functional verification and early design space exploration, while...
-
Palaiseau, Île-de-France Cea Temps pleinSimulation tools are essential for the design and validation of digital circuits. They use different levels of abstraction to facilitate hardware/software co-design and co-validation. Architecture simulators, called Instruction Set Simulators (ISSs) , provide high-level abstraction for fast functional verification and early design space exploration, while...
-
PALAISEAU, 91120, Palaiseau, France CEA Temps pleinSimulation tools are essential for the design and validation of digital circuits. They use different levels of abstraction to facilitate hardware/software co-design and co-validation. Architecture simulators, called Instruction Set Simulators (ISSs), provide high-level abstraction for fast functional verification and early design space exploration, while...
-
Palaiseau, Île-de-France CEA Temps pleinResearch Engineer in AI-assisted Methods for Model Generation and Simulation of SoC Designs H/F Electronics components and equipments Contract Research Engineer in AI-assisted Methods for Model Generation and Simulation of SoC Designs H/F We are looking for a highly skilled and motivated Research Engineer to join our team to develop cutting-edge...
-
PALAISEAU, France CEA Temps pleinWe are looking for a highly skilled and motivated Research Engineer to join our team to develop cutting-edge technology in the field of Electronic Design Automation (EDA).In the context of a national project, you will BE responsible for developing a simulation environment for chiplet-based SoC architecture, using AI-driven methodologies to improve existing...
-
Palaiseau, Île-de-France Cea Temps pleinWe are looking for a highly skilled and motivated Research Engineer to join our team to develop cutting-edge technology in the field of Electronic Design Automation (EDA) .In the context of a national project, you will be responsible for developing a simulation environment for chiplet-based SoC architecture, using AI-driven methodologies to improve existing...
-
Palaiseau, Île-de-France Cea Temps pleinWe are looking for a highly skilled and motivated Research Engineer to join our team to develop cutting-edge technology in the field of Electronic Design Automation (EDA) .In the context of a national project, you will be responsible for developing a simulation environment for chiplet-based SoC architecture, using AI-driven methodologies to improve existing...
-
Palaiseau, Île-de-France CEA Temps pleinWe are looking for a highly skilled and motivated Research Engineer to join our team to develop cutting-edge technology in the field of Electronic Design Automation (EDA).In the context of a national project, you will BE responsible for developing a simulation environment for chiplet-based SoC architecture, using AI-driven methodologies to improve existing...
-
PALAISEAU, 91120, Palaiseau, France CEA Temps pleinWe are looking for a highly skilled and motivated Research Engineer to join our team to develop cutting-edge technology in the field of Electronic Design Automation (EDA).In the context of a national project, you will BE responsible for developing a simulation environment for chiplet-based SoC architecture, using AI-driven methodologies to improve existing...
-
Palaiseau, France Cea Temps pleinWe are looking for a highly skilled and motivated Research Engineer to join our team to develop cutting-edge technology in the field of Electronic Design Automation (EDA) .In the context of a national project, you will be responsible for developing a simulation environment for chiplet-based SoC architecture, using AI-driven methodologies to improve existing...
-
Palaiseau, France INRIA Temps pleinPhD Position F/M Efficient Space and Garbage Collection for Functional Languages and Lambda Calculi Le descriptif de l’offre ci-dessous est en Anglais Type de contrat : CDD Niveau de diplôme exigé : Bac + 5 ou équivalent Fonction : Doctorant A propos du centre ou de la direction fonctionnelle The Inria...
-
Palaiseau, France INRIA Temps pleinPhD Position F/M Efficient Space and Garbage Collection for Functional Languages and Lambda Calculi Le descriptif de l’offre ci-dessous est en Anglais Type de contrat : CDD Niveau de diplôme exigé : Bac + 5 ou équivalent Fonction : Doctorant A propos du centre ou de la direction fonctionnelle The Inria...
-
PhD Position F/M PhD position in Quantum Information Theory
il y a 6 jours
Palaiseau, France INRIA Temps pleinPhD Position F/M PhD position in Quantum Information Theory Le descriptif de l’offre ci-dessous est en Anglais Type de contrat : CDD Niveau de diplôme exigé : Bac + 5 ou équivalent Fonction : Doctorant A propos du centre ou de la direction fonctionnelle The Inria Saclay-Île-de-France Research Centre was established in...
-
Palaiseau, France CEA Temps pleinPosition description Category Mathematics, information, scientific, software Contract Fixed-term contract Job title Research Engineer in Model-Based Engineering for Security Assurance of Medical Devices H/F Socio-professional category Executive Contract duration (months) 24 Job description Advances in healthcare...
-
Palaiseau, France CEA Temps pleinPosition description Category Mathematics, information, scientific, software Contract Fixed-term contract Job title Research Engineer in Model-Based Engineering for Security Assurance of Medical Devices H/F Socio-professional category Executive Contract duration (months) 24 Job description Advances in healthcare...
-
Palaiseau, France CEA Temps pleinPosition description Category Electronics components and equipments Contract Fixed-term contract Job title Post-doc application of formal methods for interferences management H/F Socio-professional category Executive Contract duration (months) 18 Job description Within a multidisciplinary technological research...
-
Phd Position F/m Phd Position in Quantum
il y a 7 jours
Palaiseau, France Inria Temps pleinLe descriptif de l’offre ci-dessous est en Anglais_ **Type de contrat **:CDD **Niveau de diplôme exigé **:Bac + 5 ou équivalent **Fonction **:Doctorant **A propos du centre ou de la direction fonctionnelle**: The Inria Saclay-Île-de-France Research Centre was established in 2008. It has developed as part of the Saclay site in partnership with...
-
Palaiseau, Île-de-France Cea Temps pleinWithin a multidisciplinary technological research team of experts in SW/HW co-design tools by applying formal methods, you will be involved in a national research project aiming at developing an environment to identify, analyze and reduce the interferences generated by the concurrent execution of applications on a heterogeneous commercial-off-the-shelf...
-
Palaiseau, Île-de-France CEA Temps pleinPosition description Category Mathematics, information, scientific, software Contract Internship Job title Integrate Copilot in the Papyrus Platform to generate Domain Specific Models H/F Subject The objective of this internship is to integrate a Copilot serivce [1] in Papyrus to automate the generation of sysml based models. The targeted...
