Senior Analog Layout Engineer – High-Speed ASICs

Il y a 2 jours

France, Auvergne-Rhône-Alpes Chipright Temps plein

Chipright seeks highly motivated Analog Layout Designers with high speed experience to work with our customer. The role involves designing analog layouts for high-performance blocks, debugging LVS/DRC issues, and collaborating with circuit designers to implement requested layouts.

Candidates should have a Bachelor’s degree in Electronics and 5–10 years of analog layout experience, with proficiency in Cadence Virtuoso and strong knowledge of electromigration, latch-up, and ESD considerations in

#J-18808-Ljbffr