Senior Verification Engineer, RISC-V CPUs

Il y a 1 semaine

VilleneuveLoubet, Provence-Alpes-Côte d'Azur, France Codasip Temps plein

Codasip is looking for experienced Verification Engineers for their design center in Villeneuve-Loubet, France. The role involves verifying RISC-V processors, developing test benches, and collaborating with engineering teams to deliver verification results.

Candidates should have a strong background in processor verification methodologies and programming skills in languages such as SystemVerilog, Python, and C++. This is an exciting opportunity to impact cutting-edge technology in a collaborative environment.

#J-18808-Ljbffr