Research Engineer in AI-assisted Methods for Model Generation and Simulation of SoC Designs

il y a 4 semaines


Palaiseau, Île-de-France CEA Temps plein

Job Title: Research Engineer in AI-assisted Methods for Model Generation and Simulation of SoC Designs

Job Description:

We are seeking a highly skilled Research Engineer to join our team at CEA, a leading research organization in the field of Electronic Design Automation (EDA). As a Research Engineer, you will play a key role in developing cutting-edge technology in the field of AI-assisted methods for model generation and simulation of SoC designs.

Responsibilities:

Develop and implement AI-based model generation methodologies for computing platform simulation, covering functional behavior for software validation and performance prediction of the hardware platform.

Integrate the generated models into a simulation environment targeting chiplet-based architectures.

Evaluate the performance and effectiveness of the proposed solution.

Stay ahead of advances and best practices in AI, SoC design, and related fields, and contribute to CEA's intellectual property through patents and publications.

Requirements:

Ph.D. or Master's degree in Electrical Engineering, Computer Science, or a related field.

Proficiency in programming languages such as C/C++ and Python, and experience with relevant libraries/frameworks.

Strong background in AI, machine learning, and deep learning methods, such as GNN and LLM.

Experience in SoC high-level simulation frameworks utilizing QEMU and SystemC or lower-level RTL description languages (e.g. VHDL, Verilog, SystemVerilog).

A strong willingness to learn.

Preferred Qualifications:

Solid understanding of SoC architectures and EDA tools.

Excellent problem-solving skills and ability to work both independently and collaboratively in a fast-paced research environment.

Strong communication and interpersonal skills with the ability to present complex ideas clearly and effectively.

Location: CEA, Saclay, France



  • Palaiseau, Île-de-France CEA Temps plein

    Research Engineer in AI-assisted Methods for Model Generation and Simulation of SoC DesignsWe are seeking a highly skilled Research Engineer to join our team and contribute to the development of cutting-edge technology in Electronic Design Automation (EDA). The successful candidate will be responsible for developing a simulation environment for chiplet-based...


  • Palaiseau, Île-de-France CEA Temps plein

    Job Title: Research Engineer in AI-assisted Methods for Model Generation and Simulation of SoC DesignsJob Description:We are seeking a highly skilled Research Engineer to develop cutting-edge technology in the field of Electronic Design Automation (EDA). The successful candidate will be responsible for developing a simulation environment for chiplet-based...


  • Palaiseau, Île-de-France CEA Temps plein

    Research Engineer in AI-assisted Methods for Model Generation and Simulation of SoC DesignsCEA is seeking a highly skilled Research Engineer to join our team and contribute to the development of cutting-edge technology in the field of Electronic Design Automation (EDA).Key Responsibilities:Develop and implement AI-based model generation methodologies for...


  • Palaiseau, Île-de-France CEA Temps plein

    Job SummaryWe are seeking a highly skilled Research Engineer to develop cutting-edge technology in Electronic Design Automation (EDA). The successful candidate will be responsible for developing a simulation environment for chiplet-based SoC architecture, using AI-driven methodologies to improve existing EDA flow.Key ResponsibilitiesDevelop and implement...


  • Palaiseau, Île-de-France CEA Temps plein

    Job SummaryWe are seeking a highly skilled Research Engineer to join our team at CEA, focusing on developing cutting-edge technology in Electronic Design Automation (EDA). The successful candidate will be responsible for developing a simulation environment for chiplet-based SoC architecture, leveraging AI-driven methodologies to enhance existing EDA flow.Key...


  • Palaiseau, Île-de-France CEA Temps plein

    Job DescriptionWe are seeking a highly skilled Research Engineer to join our team at CEA List, a research laboratory specializing in intelligent digital systems. The successful candidate will be responsible for developing cutting-edge technology in the field of Electronic Design Automation (EDA).The generated models will cover functional behavior for...


  • Palaiseau, Île-de-France CEA Temps plein

    Job DescriptionWe are seeking a highly skilled Research Engineer to join our team at CEA List. The successful candidate will be responsible for developing innovative design tools and methods for SoC design and simulation.The generated models will cover functional behavior for software validation as well as performance prediction of the hardware platform. The...


  • Palaiseau, Île-de-France CEA Temps plein

    AI-driven Research Engineer for SoC Architecture SimulationWe are looking for a talented Research Engineer to join our team and work on the development of innovative AI-driven methodologies for SoC architecture simulation. The successful candidate will be responsible for developing a simulation environment for chiplet-based SoC architecture, using AI-driven...


  • Palaiseau, Île-de-France CEA Temps plein

    About the JobWe are seeking a highly skilled Research Engineer to join our team at CEA, a leading institution in Electronic Design Automation (EDA) and Artificial Intelligence (AI). The successful candidate will be responsible for developing cutting-edge technology in the field of AI-driven SoC design and simulation.Key ResponsibilitiesDevelop and implement...


  • Palaiseau, Île-de-France CEA Temps plein

    Senior Research Engineer in Electronic Design AutomationWe are seeking a highly experienced Senior Research Engineer to join our team and contribute to the development of cutting-edge technology in Electronic Design Automation (EDA). The successful candidate will be responsible for developing a simulation environment for chiplet-based SoC architecture, using...


  • Palaiseau, Île-de-France CEA Temps plein

    Job SummaryWe are seeking a highly motivated PhD researcher to join our team at CEA, working on the development of AI-assisted generation of high-level models and simulators for hardware design.Key ResponsibilitiesDesign and implement a methodology for automatic generation of Instruction Set Simulators (ISSs) from Register Transfer Level (RTL) models using...


  • Palaiseau, Île-de-France CEA Temps plein

    Job Title: PhD Position in AI-Assisted Generation of High-Level Models and SimulatorsCategory: Electronics components and equipmentsContract: Fixed-term contractSocio-professional category: Non CadreContract duration (months): 36Job description:The design and validation of digital circuits rely heavily on simulation tools. These tools employ different levels...


  • Palaiseau, Île-de-France CEA Temps plein

    Job SummaryWe are looking for a talented Research Engineer to join our team at CEA List. The successful candidate will be responsible for developing innovative design tools and methods for SoC design and simulation.The generated models will cover functional behavior for software validation as well as performance prediction of the hardware platform. The ideal...


  • Palaiseau, Île-de-France INRIA Temps plein

    Job DescriptionAs a Postdoctoral Researcher in Mathematical and Computational Biology, you will be part of the AI4scMED consortium, working on the development of a computational platform for multiscale modeling of single cell dynamics in ovarian development.Key ResponsibilitiesDesign and implement mathematical and computational models for cell population...


  • Palaiseau, Île-de-France INRIA Temps plein

    Job Title: Postdoctoral Research Visit F/M Model Placement in Inference Delivery NetworksWe are seeking a highly motivated postdoctoral researcher to join our team at INRIA Saclay, working on the topic of AI model placement in inference delivery networks.Job Description:The successful candidate will be part of a research team focused on developing novel...


  • Palaiseau, Île-de-France CEA Temps plein

    Job Title: Post-doc Application of Formal Methods for Interference ManagementJob Description:We are seeking a highly skilled post-doctoral researcher to join our multidisciplinary technological research team at CEA LIST. The successful candidate will be involved in a national research project focused on developing an environment to identify, analyze, and...


  • Palaiseau, Île-de-France CEA Temps plein

    Job Opportunity At CEA, we are seeking a highly skilled Post-doc Researcher to join our multidisciplinary technological research team. Job Title Post-doc Researcher in Formal Methods for Interference Management Job Description We are looking for a talented researcher to work on a national research project focused on developing an environment to...


  • Palaiseau, Île-de-France CEA Temps plein

    The CEA is seeking a highly motivated Postdoctoral Researcher to join our team at Saclay, France. As a key member of our research group, you will be involved in exploring the application of generative AI techniques to model-driven software engineering.Generative AI has revolutionized the field of code generation, with tools like Copilot and ChatGPT capable...


  • Palaiseau, Île-de-France CEA Temps plein

    Job OpportunityWe are seeking a highly motivated postdoctoral researcher to join our team at CEA in Saclay, France.Job TitlePostdoctoral Researcher in AI and Software EngineeringJob DescriptionWe are looking for a researcher with expertise in generative AI and software engineering to explore the application of AI in software modeling and associated tool...


  • Palaiseau, Île-de-France CEA Temps plein

    Job Title: Post-doc Application of Formal Methods for Interferences ManagementJob Description:We are seeking a highly skilled postdoctoral researcher to join our multidisciplinary technological research team at CEA LIST. The successful candidate will be involved in a national research project aiming to develop an environment to identify, analyze, and reduce...