Emplois actuels liés à Research Engineer in AI-assisted Methods for Model Generation and Simulation of SoC Designs - Palaiseau, Île-de-France - CEA
-
Palaiseau, Île-de-France CEA Temps pleinJob Title: Research Engineer in AI-assisted Methods for Model Generation and Simulation of SoC DesignsJob Description:We are seeking a highly skilled Research Engineer to develop cutting-edge technology in the field of Electronic Design Automation (EDA). The successful candidate will be responsible for developing a simulation environment for chiplet-based...
-
Palaiseau, Île-de-France CEA Temps pleinJob SummaryWe are seeking a highly skilled Research Engineer to develop cutting-edge technology in Electronic Design Automation (EDA). The successful candidate will be responsible for developing a simulation environment for chiplet-based SoC architecture, using AI-driven methodologies to improve existing EDA flow.Key ResponsibilitiesDevelop and implement...
-
Palaiseau, Île-de-France CEA Temps pleinJob SummaryWe are seeking a highly skilled Research Engineer to join our team at CEA, focusing on developing cutting-edge technology in Electronic Design Automation (EDA). The successful candidate will be responsible for developing a simulation environment for chiplet-based SoC architecture, leveraging AI-driven methodologies to enhance existing EDA flow.Key...
-
Palaiseau, Île-de-France CEA Temps pleinJob DescriptionWe are seeking a highly skilled Research Engineer to join our team at CEA List, a research laboratory specializing in intelligent digital systems. The successful candidate will be responsible for developing cutting-edge technology in the field of Electronic Design Automation (EDA).The generated models will cover functional behavior for...
-
AI-driven Research Engineer for SoC Architecture Simulation
il y a 4 semaines
Palaiseau, Île-de-France CEA Temps pleinAI-driven Research Engineer for SoC Architecture SimulationWe are looking for a talented Research Engineer to join our team and work on the development of innovative AI-driven methodologies for SoC architecture simulation. The successful candidate will be responsible for developing a simulation environment for chiplet-based SoC architecture, using AI-driven...
-
Cutting-Edge Research Engineer in AI-Driven SoC Design and Simulation
il y a 2 semaines
Palaiseau, Île-de-France CEA Temps pleinAbout the JobWe are seeking a highly skilled Research Engineer to join our team at CEA, a leading institution in Electronic Design Automation (EDA) and Artificial Intelligence (AI). The successful candidate will be responsible for developing cutting-edge technology in the field of AI-driven SoC design and simulation.Key ResponsibilitiesDevelop and implement...
-
Senior Research Engineer in Electronic Design Automation
il y a 4 semaines
Palaiseau, Île-de-France CEA Temps pleinSenior Research Engineer in Electronic Design AutomationWe are seeking a highly experienced Senior Research Engineer to join our team and contribute to the development of cutting-edge technology in Electronic Design Automation (EDA). The successful candidate will be responsible for developing a simulation environment for chiplet-based SoC architecture, using...
-
Palaiseau, Île-de-France CEA Temps pleinJob SummaryWe are seeking a highly motivated PhD researcher to join our team at CEA, working on the development of AI-assisted generation of high-level models and simulators for hardware design.Key ResponsibilitiesDesign and implement a methodology for automatic generation of Instruction Set Simulators (ISSs) from Register Transfer Level (RTL) models using...
-
Senior Research Engineer: AI-Assisted Hardware Design and Simulation
il y a 2 semaines
Palaiseau, Île-de-France CEA Temps pleinJob Title: PhD Position in AI-Assisted Generation of High-Level Models and SimulatorsCategory: Electronics components and equipmentsContract: Fixed-term contractSocio-professional category: Non CadreContract duration (months): 36Job description:The design and validation of digital circuits rely heavily on simulation tools. These tools employ different levels...
-
Senior Research Engineer in Electronic Design Automation
il y a 4 semaines
Palaiseau, Île-de-France CEA Temps pleinJob SummaryWe are looking for a talented Research Engineer to join our team at CEA List. The successful candidate will be responsible for developing innovative design tools and methods for SoC design and simulation.The generated models will cover functional behavior for software validation as well as performance prediction of the hardware platform. The ideal...
-
Palaiseau, Île-de-France INRIA Temps pleinCompany OverviewINRIA, a leading French research institute, is seeking a highly skilled Post-Doctoral Researcher to join our team. We are committed to pushing the boundaries of innovation and excellence in the field of Artificial Intelligence.Job DescriptionWe are looking for a talented researcher to conduct cutting-edge research at the intersection of...
-
Palaiseau, Île-de-France INRIA Temps pleinJob Title: Postdoctoral Research Visit F/M Model Placement in Inference Delivery NetworksWe are seeking a highly motivated postdoctoral researcher to join our team at INRIA Saclay, working on the topic of AI model placement in inference delivery networks.Job Description:The successful candidate will be part of a research team focused on developing novel...
-
Post-doc Application of Formal Methods for Interference Management
il y a 4 semaines
Palaiseau, Île-de-France CEA Temps pleinJob Title: Post-doc Application of Formal Methods for Interference ManagementJob Description:We are seeking a highly skilled post-doctoral researcher to join our multidisciplinary technological research team at CEA LIST. The successful candidate will be involved in a national research project focused on developing an environment to identify, analyze, and...
-
Post-doc Researcher in Formal Methods for Interference Management
il y a 3 semaines
Palaiseau, Île-de-France CEA Temps pleinJob Opportunity At CEA, we are seeking a highly skilled Post-doc Researcher to join our multidisciplinary technological research team. Job Title Post-doc Researcher in Formal Methods for Interference Management Job Description We are looking for a talented researcher to work on a national research project focused on developing an environment to...
-
Palaiseau, Île-de-France CEA Temps pleinThe CEA is seeking a highly motivated Postdoctoral Researcher to join our team at Saclay, France. As a key member of our research group, you will be involved in exploring the application of generative AI techniques to model-driven software engineering.Generative AI has revolutionized the field of code generation, with tools like Copilot and ChatGPT capable...
-
Post-doc Application of Formal Methods for Interference Management
il y a 4 semaines
Palaiseau, Île-de-France CEA Temps pleinJob Title: Post-doc Application of Formal Methods for Interferences ManagementJob Description:We are seeking a highly skilled postdoctoral researcher to join our multidisciplinary technological research team at CEA LIST. The successful candidate will be involved in a national research project aiming to develop an environment to identify, analyze, and reduce...
-
Palaiseau, Île-de-France INRIA Temps pleinContextArtificial intelligence is rapidly advancing, yet the majority of computing power remains focused on modeling and predicting physical phenomena, such as climate models, weather forecasting, or nuclear physics. These simulations are run on highly parallel supercomputers that are optimized for the task at hand. However, the communication networks and...
-
Palaiseau, Île-de-France INRIA Temps pleinJob Context and RequirementsThe successful candidate will be part of the MIND team at Inria Saclay, working on mathematical methods for statistical modeling of brain function using neuroimaging data. The team focuses on machine learning techniques, numerical and parallel optimization, applications to human cognitive neuroscience, event detection, and...
-
Embedded Systems Engineer for Object Sensing and Localization
il y a 2 semaines
Palaiseau, Île-de-France INRIA Temps pleinJob DescriptionWe are seeking a highly skilled Research Scientist to join our team at INRIA in the role of Grid Coloring for Object Sensing and Localization. This exciting project involves designing and coding an algorithm that labels a grid so that a robot can uniquely determine its location due to the combination of sensed labels.Working closely with our...
-
Palaiseau, Île-de-France INRIA Temps pleinAbout the JobThis PhD research position is part of a team at Inria Saclay, focused on developing mathematical tools for auditing complex AI systems. The goal is to provide actionable insights into the reliability of these systems, especially in high-stakes applications like healthcare.Company OverviewInria is a French national research institute with a...
Research Engineer in AI-assisted Methods for Model Generation and Simulation of SoC Designs
il y a 1 mois
We are seeking a highly skilled Research Engineer to join our team at CEA to develop cutting-edge technology in the field of Electronic Design Automation (EDA).
Job SummaryThe successful candidate will be responsible for developing a simulation environment for chiplet-based SoC architecture, using AI-driven methodologies to improve existing EDA flow. This role requires strong expertise in AI, machine learning, and deep learning methods, as well as experience with SoC high-level simulation frameworks and RTL description languages.
Responsibilities- Develop and implement AI-based model generation methodologies for computing platform simulation.
- Integrate the generated models into a simulation environment targeting chiplet-based architectures.
- Evaluate the performance and effectiveness of the proposed solution.
- Stay ahead of advances and best practices in AI, SoC design, and related fields, and contribute to CEA's intellectual property through patents and publications.
- Ph.D. or Master's degree in Electrical Engineering, Computer Science, or a related field.
- Proficiency in programming languages such as C/C++ and Python, and experience with relevant libraries/frameworks.
- Strong background in AI, machine learning, and deep learning methods, such as GNN and LLM.
- Experience in SoC high-level simulation frameworks utilizing QEMU and SystemC or lower-level RTL description languages (e.g. VHDL, Verilog, SystemVerilog).
- A strong willingness to learn.
- Solid understanding of SoC architectures and EDA tools.
- Excellent problem-solving skills and ability to work both independently and collaboratively in a fast-paced research environment.
- Strong communication and interpersonal skills with the ability to present complex ideas clearly and effectively.
Palaiseau, France
LanguageEnglish (Fluent), French (Fluent)
