Emplois actuels liés à Post-doc Application of Formal Methods for Interference Management - Palaiseau, Île-de-France - CEA
-
Palaiseau, Île-de-France CEA Temps pleinJob Title: Post-doc Application of Formal Methods for Interference ManagementWe are seeking a highly skilled Post-doc researcher to join our multidisciplinary technological research team at CEA LIST. The successful candidate will be involved in a national research project aiming to develop an environment to identify, analyze, and reduce interferences...
-
Post-doc Application of Formal Methods for Interference Management
il y a 3 semaines
Palaiseau, Île-de-France CEA Temps pleinJob Title: Post-doc Application of Formal Methods for Interference ManagementJob Description:We are seeking a highly skilled post-doctoral researcher to join our multidisciplinary technological research team at CEA LIST. The successful candidate will be involved in a national research project focused on developing an environment to identify, analyze, and...
-
Post-doc Application of Formal Methods for Interference Management
il y a 3 semaines
Palaiseau, Île-de-France CEA Temps pleinJob Title: Post-doc Application of Formal Methods for Interferences ManagementJob Description:We are seeking a highly skilled postdoctoral researcher to join our multidisciplinary technological research team at CEA LIST. The successful candidate will be involved in a national research project focused on developing an environment to identify, analyze, and...
-
Post-doc Application of Formal Methods for Interference Management
il y a 3 semaines
Palaiseau, Île-de-France CEA Temps pleinJob Title: Post-doc Application of Formal Methods for Interferences ManagementJob Description:We are seeking a highly skilled postdoctoral researcher to join our multidisciplinary technological research team at CEA LIST. The successful candidate will be involved in a national research project aiming to develop an environment to identify, analyze, and reduce...
-
Post-doc Researcher in Formal Methods for Interference Management
il y a 2 semaines
Palaiseau, Île-de-France CEA Temps pleinJob Opportunity At CEA, we are seeking a highly skilled Post-doc Researcher to join our multidisciplinary technological research team. Job Title Post-doc Researcher in Formal Methods for Interference Management Job Description We are looking for a talented researcher to work on a national research project focused on developing an environment to...
-
Palaiseau, Île-de-France CEA Temps pleinOffre de Post-DocL'Institut du Traitement Automatique du Langage (LASTI) du CEA recherche un Post-Doc pour contribuer à un projet de recherche visant à exploiter les technologies du Traitement Automatique des Langues (TAL) pour automatiser l'extraction d'information scientifique dans le domaine des matériaux.Objectifs du projetLe projet vise...
-
Palaiseau, Île-de-France SOCOTEC Temps pleinAbout SOCOTEC SOCOTEC is a global leader in risk management and technical consulting, specializing in construction, real estate, and infrastructure. With a 70-year history of excellence, we are committed to creating safer, more sustainable, and inclusive cities for the future. About Socotec Monitoring France Socotec Monitoring France is a subsidiary of...
-
Palaiseau, Île-de-France CEA Temps pleinOffre de Post-DocL'Institut du Traitement Automatique du Langage (LASTI) du CEA recherche un Post-Doc pour contribuer à un projet de recherche visant à exploiter les technologies du Traitement Automatique des Langues (TAL) pour automatiser l'extraction d'information scientifique dans le domaine des matériaux.Objectifs du projetLe projet vise...
-
Palaiseau, Île-de-France CEA Temps pleinJob Title: Research Engineer in AI-assisted Methods for Model Generation and Simulation of SoC DesignsWe are seeking a highly skilled Research Engineer to join our team at the French Alternative Energies and Atomic Energy Commission (CEA) to develop cutting-edge technology in the field of Electronic Design Automation (EDA).About the RoleThe successful...
-
Compositional Methods for Utility under Local Privacy Mechanisms
il y a 4 semaines
Palaiseau, Île-de-France INRIA Temps pleinJob Opportunity at INRIAThe Comete project team at the INRIA Saclay Center is seeking a researcher to work on developing methods and software for estimating statistics from data protected with local differential privacy (DP). The goal of this project is to remove the same-mechanism restriction and investigate efficient methods to achieve good precision of...
-
Palaiseau, Île-de-France INRIA Temps pleinJob DescriptionThe Inria Saclay Center is seeking a researcher to join the COMETE project team, specializing in security and privacy protection. The successful candidate will work with the team to develop methods and software for estimating statistics from data protected with local differential privacy (DP).Classical data analysis methods assume that all...
-
Benchmarking Scalability of Model-Checker-Based Timing Anomaly Detection
il y a 4 semaines
Palaiseau, Île-de-France CEA LIST Temps pleinBenchmarking the Scalability of Model-Checker-Based Detection of Timing AnomaliesAbout the ProjectCEA LIST, a world leader in technological research, is seeking a talented student to evaluate the scalability of a model-checker-based workflow for detecting timing anomalies in embedded systems. This project involves incorporating the notion of basic blocks...
-
Palaiseau, Île-de-France CNRS Temps pleinInformations généralesTitre de l'offre : Postdoctorat en méthodes ensemblistes pour la vérification de réseaux de neuronesRéférence : UMR7161-SYLPUT-001Nombre de postes : 1Lieu de travail : PALAISEAUSection(s) CN : Sciences de l'information : fondements de l'informatique, calculs, algorithmes, représentations, exploitationsMissionsLe post-doc...
-
Palaiseau, Île-de-France CEA Temps pleinJob DescriptionWe are seeking a highly skilled Research Engineer to join our team at the French Alternative Energies and Atomic Energy Commission (CEA). The successful candidate will be responsible for developing cutting-edge technology in the field of Electronic Design Automation (EDA) with a focus on AI-assisted methods for model generation and simulation...
-
Palaiseau, Île-de-France INRIA Temps pleinJob DescriptionThe INRIA Saclay Center is seeking a researcher to join the COMETE project team, specializing in security and privacy protection. The team consists of sixteen researchers.Job MissionThe purpose of this position is to work with the COMETE research team to develop methods and software for estimating statistics from data protected with local...
-
Palaiseau, Île-de-France INRIA Temps pleinJob DescriptionThe Inria Saclay Center is seeking a researcher to join the COMETE project team, specializing in security and privacy protection. The team consists of sixteen researchers.Job MissionThe purpose of this position is to work with the COMETE research team to develop methods and software for estimating statistics from data protected with local...
-
Head of Product Management
il y a 4 semaines
Palaiseau, Île-de-France Finary Temps pleinAbout FinaryFinary is a pioneering fintech company revolutionizing personal money management. Our mission is to empower a new generation of investors to achieve their goals. We're building a platform that's intuitive, secure, and innovative.With a strong focus on user experience, performance, and ease of use, we're creating a game-changing product that's...
-
Palaiseau, Île-de-France CEA Temps pleinJob Title: Research Engineer in AI-assisted Methods for Model Generation and Simulation of SoC DesignsJob Description:We are seeking a highly skilled Research Engineer to join our team at CEA, a leading research organization in the field of Electronic Design Automation (EDA). As a Research Engineer, you will play a key role in developing cutting-edge...
-
Palaiseau, Île-de-France CEA Temps pleinResearch Engineer in AI-assisted Methods for Model Generation and Simulation of SoC DesignsWe are seeking a highly skilled Research Engineer to join our team and contribute to the development of cutting-edge technology in Electronic Design Automation (EDA). The successful candidate will be responsible for developing a simulation environment for chiplet-based...
-
Palaiseau, Île-de-France CEA Temps pleinJob Title: Research Engineer in AI-assisted Methods for Model Generation and Simulation of SoC DesignsWe are seeking a highly skilled Research Engineer to join our team at CEA to develop cutting-edge technology in the field of Electronic Design Automation (EDA).Job SummaryThe successful candidate will be responsible for developing a simulation environment...
Post-doc Application of Formal Methods for Interference Management
Il y a 2 mois
We are seeking a highly skilled post-doc researcher to join our multidisciplinary technological research team at CEA LIST. The successful candidate will be involved in a national research project aiming to develop an environment to identify, analyze, and reduce interferences generated by the concurrent execution of applications on a heterogeneous commercial-off-the-shelf (COTS) multi-core hardware platform.
Key Responsibilities:- Propose and develop a formal modeling strategy for the temporal behavior of the hardware platform's microarchitecture and memory hierarchy based on microbenchmarking results.
- Develop an approach to make the execution of applications more predictable by reducing interferences identified in point 1 via the definition of specific rules at the level of their execution model and programming model.
- Communicate about the work to project partners and participate in the scientific dissemination of the team's research results.
- PhD in the field of electronics or embedded systems.
- Significant experience in architecture and/or compilation as well as in the use of formal methods.
- First experience in the design and verification/validation of real-time applications on multicore architectures.
- Computer architecture and programming: knowledge of multi/many-core architectures and their use in a context for the execution of real-time applications.
- Formal methods: formal specification language, model-checking environment, SMT solvers, etc.
- Compilation: knowledge of design environments for real-time systems (e.g. synchronous programming), compilation chains (LLVM / GCC).
CEA LIST, Saclay, France
Language:English (Fluent), French (Fluent)
