25-302 Cache Interference Mitigation for Risc-v Based Architectures

il y a 4 jours

Paris, France Centre national d'études spatiales Temps plein

25-302 Cache interference mitigation for RISC-V based architectures

**Mission**:
The need for more performance and, at the same time, less Size, Weight and Power constraints (SWaP) have driven computer architectures to move from monocore designs to multicore ones. As a result, some resources are shared among different cores (e.g., shared cache, DDR SDRAM), leading to high inter-core interference. This kind of interference may be responsible for high execution time variability, and consequently, be the cause for a loss in execution determinism and performance. This problem has since become a concern in the safety-critical real-time community where assuring a task finishes within its deadlines is imperative. Efforts have been made into it by trying to mitigate their effects, suppress them or make them predictable via software or hardware, most of the time at the expense of performance.

Among the resources shared in a multicore platform, the memory hierarchy and especially the shared Last Level Cache (LLC) is a strong source of interference due to concurrent accesses, evictions, snooping for coherence, attached buffers saturation, etc. To cope with this issue, different types of techniques and mechanisms have been proposed. Spatial techniques, such as cache partitioning or cache locking, are the most common ones. Fundamentally, their aim is to dedicate a portion of the shared LLC exclusively to each of the cores sharing it, i.e., effectively turning a shared LLC into a private one. Other techniques, however, opt to leave the cache undivided and control interference. For example, bandwidth regulators allow managing the number of requests issued by a core for a given time. This last approach requires a software control logic which may reduce performance in case the proper hardware is not present.

We propose to focus on this last type of solutions for mitigating interference at the LLC while minimizing performance degradation. We believe hardware designs can satisfy these two requirements. To carry out this task, open-hardware designs will be considered as a base (e.g., RISC-V based processors, system on chip) and pertinent ameliorations or additions will be implemented upon them. Therefore, the main goal of this thesis is to explore hardware mechanisms for memory requests regulation at the shared LLC in order to mitigate the interference impact of this type of caches while making them dynamic, adaptable and performant. To achieve the previous, the following points will be treated:

- Elaboration of the state-of-the-art of the existing interference and mitigation mechanisms.
- Based on the previous, propose and formalize new interference mitigation mechanisms.
- Verify the proposed mechanisms via tests on an FPGA or a formal proof.

2 Avenue Edouard Belin, 31400 Toulouse, France

J-18808-Ljbffr

  • Offre de Stage

    il y a 4 jours

    Paris, France VITEC Temps plein

    **L’entreprise**: VITEC est une ETI française créée en 1988, nous rassemblons à ce jour plus de 550 collaborateurs implantés dans 23 pays à travers le monde. VITEC est l’un des principaux fournisseurs de technologies IPTV, d’affichage dynamique et de streaming vidéo qui aident les organisations à exploiter la puissance de la vidéo pour...

  • Climate Change mitigation

    il y a 2 jours

    Paris, Île-de-France United Nations Temps plein

    Result of ServiceTo support and facilitate the TNA process, a national contractor is being recruited for the execution of activities in relation to energy, transport, waste, and industrial processes and products use (IPPU) and agriculture sectors under the direct supervision of the TNA Coordinator. The contractor shall provide technical services for the...

  • ASIC / FPGA Design Lead – Neuromorphic Processors – NPU Architecture

    il y a 12 heures

    Paris, Île-de-France IC Resources Temps plein

    BRAND NEW AI START-UP IN FRANCE*Working for a newly set up Semi's company in the Paris area, I am recruiting for an exciting position as HW Design & Architecture Lead.You will have the responsibility of developing the architecture and design of a brand new neural processor (NPU) chip.The job requires expert knowledge of the whole ASIC / FPGA design...

  • ASIC / FPGA Design Lead - Neural Processors (NPU architecture)

    il y a 12 heures

    Greater Paris Metropolitan Region, France IC Resources Temps plein

    *BRAND NEW AI START-UP IN FRANCE*Working for a newly set up Semi's company in the Paris area, I am recruiting for an exciting position as HW Design & Architecture Lead.You will have the responsibility of developing the architecture and design of a brand new neural processor (NPU) chip.The job requires expert knowledge of the whole ASIC / FPGA design an idea...

  • SOC Design

    il y a 1 semaine

    Greater Paris Metropolitan Region, France IC Resources Temps plein

    I have an exciting and unique management position available in the cutting-edge semiconductor space.Working for an established name in complex IP development, you will be responsible for managing a multi-skilled team of enginners with HW and SW backgrounds.Applicants must have a broad range of SW and HW knowledge, to understand the architecture and...

  • Mitigation Pathways Modeling Intern

    il y a 2 semaines

    Paris, Île-de-France Sustainable Development Solutions Network Temps plein

    About SDSN and FABLEThe UN Sustainable Development Solutions Network (SDSN) has been operating since 2012 under the auspices of the UN Secretary-General. SDSN mobilizes global scientific and technological expertise to promote practical solutions for sustainable development, including the implementation of the Sustainable Development Goals (SDGs) and the...

  • Mitigation Pathways Modeling Intern, FABLE

    il y a 2 semaines

    Paris, Île-de-France SDSN Association Temps plein

    Job Title: 6-Month Full Time – Mitigation Pathways Modeling InternThis Position Reports To: FABLE ResearcherLocation: ParisPosting Date: December 2025About SDSN and FABLEThe UN Sustainable Development Solutions Network (SDSN) has been operating since 2012 under the auspices of the UN Secretary-General. SDSN mobilizes global scientific and technological...

  • Climate Change Inventory and Mitigation Consultant – PAF ArgentinaJob ID

    il y a 2 semaines

    Paris, Île-de-France Urban Resilience Hub by UN-Habitat's CRGP Temps plein

    Result of ServiceThe Consultant's ultimate result of services will be to support the search and generation of information, analyses of compatibility and data processing of projections in order to evaluate its incorporation to the National Greenhouse Gas Inventory Information System, the Second Biennial Transparency Report and medium- and long-term emission...

  • Senior R&D Engineer

    il y a 1 semaine

    Paris, France Axelera AI Temps plein

    Senior R&D Engineer - System Architecture (Italy based) 4 days ago Be among the first 25 applicants About Us Axelera AI is not your regular deep-tech startup. We are creating the next-generation AI platform to support anyone who wants to help advancing humanity and improve the world around us. In just four years, we have raised a total of $120 million and...

  • Go Security Architecture Expert

    il y a 2 semaines

    Paris, France AXA Temps plein

    **Job Description**: **About AXA** As a world-leading insurance company, we act for human progress by protecting what matters. With 153,000 employees in 54 countries working for 105 million customers, we’ve created a truly dynamic and vibrant community. Inclusion and diversity link closely with our values, and together we’re nurturing a culture of...