Emplois actuels liés à STA/Timing Engineer - SaintSulpicelaPointe, Occitanie - Kandou Bus


  • Saint-Vérand, France Département de Saône-et-Loire Temps plein

    Direction STA MACONNAIS Service CENTRE D'EXPLOITATION DE SAINT VERAND Type d'emploi Emploi permanent (fonctionnaire ou contractuel) Filière Filière technique Cadre d'emploi Agents de maîtrise Territoriaux Catégorie C Groupe RIFSEEP C1 NBI Oui Ségur Non Nombre de points 15 Prise de poste souhaitée Dès que possible Résidence administrative...

  • Référent de Chantier

    il y a 1 semaine


    Saint-Pierre-des-Corps, France Conseil départemental d’Indre-et-Loire Temps plein

    **T*ouraine le Département recrute un**Référent de chantier (F/H)* **(cadre d’emplois des adjoints techniques ou des agents de maîtrise territoriaux)** pour sa Direction des Routes et des Mobilités - Service Travaux d’Entretien Routiers à Saint-Pierre-des-Corps (37) **Missions** Rejoindre le département d’Indre-et-Loire, c’est avoir la...


  • Saint-Denis, France Valeo Temps plein

    Valeo is a tech global company, designing breakthrough solutions to reinvent the mobility. We are an automotive supplier partner to automakers and new mobility actors worldwide. Our vision? Invent a greener and more secured mobility, thanks to solutions focusing on intuitive driving and reducing CO2 emissions. We are leader on our businesses, and recognized...

  • Global Operations Manager

    il y a 2 semaines


    Ville-la-Grand, France Danfoss Temps plein

    **Requisition ID**: 45304**Job Location(s)**: Multiple locations Ville-La-Grand, FR / Baden-Baden, DE / Dubnica nad Vahom, SK / Baden-Baden, DE**Employment Type**: Full Time**Segment**: Danfoss Power Solutions Segment**Job Function**: Supply Chain and Operations**Work Location Type**: On-site**The Impact You'll Make** Danfoss Power Solutions is a...

STA/Timing Engineer

il y a 2 semaines


SaintSulpicelaPointe, Occitanie, France Kandou Bus Temps plein

Challenges are our drive, innovation our calling. We at Kandou are a team of passionate accomplished professionals making a mark in the semiconductor industry. We're an innovative leader in high-speed and energy efficient chip-chip link solutions critical to the evolution of the electronics industry, continuously developing to meet the demands of not just the customers of today, but of tomorrow too. If you love to be part of a high-tech scale-up and are motivated by pushing your limits and challenging the status quo, we have an opportunity for you.

We are actively seeking a STA/Timing Engineer (Digital PD) based in either Dortmund-Germany, Lausanne-Switzerland, Northampton-UK or Copenhagen-Denmark.

Role:

  • As a STA Timing Engineer, you will work closely with the Architecture and RTL (frontend) team to ensure first-time-right high-volume silicon production
  • Timing Constraints development, timing constraints validation, sign-off Static Timing Analysis and support for full chip & block-level timing closure will be the primary focus and responsibility
  • Block and chip level STA with all aspects, reviewing and defining constraints with the design team, implementing SDC constraints to be used for block and chip (flat) STA, analyze violations and clean with help of frontend design, DFT and physical design team
  • Participate in developing improvements to scripts/methodologies/flows with focus on SDC and STA signoff analysis
  • Interact closely with the design team to understand requirements and implement solutions for STA
  • Support IP and chip level integration

‪The Person:

  • Substantiated experience in gathering and defining SDC constraints, specifically on top-level incl. DFT. Requires great team-work, tenacity, stamina and eye-for-detail. Also requires excellent communication and people skills to pull information from team members.
  • Good knowledge of basic RTL to GDS implementation flow (synthesis, P&R, LEC, STA)
  • Self-motivated, with strong sense of ownership and responsibility. Good communicator and team player
  • Good scripting capabilities (shell, TCL, Python, make) and good understanding of data management (revision control system)
  • Flow development with focus on cross project reusability

‪Preferred Experience:

  • 10+ years' experience in the semiconductor industry, with min. 3yrs in a technical Digital STA and Timing Signoff role.
  • Experience in physical design on modern semiconductor process technologies such as 16nm, 5/4nm and 3nm
  • User of EDA tools for design and verification such as, Cadence Tempus, Quantus (QRC), Genus and LEC, etc
  • Expertise in Timing/SDC constraints generation and management
  • Experience in SDC verification tools – such as Fishtail
  • Expertise in running hierarchical and flat static timing analysis incl. cross talk SI/glitch analysis

Education

  • Bachelors/Masters of Engineering in Electronics and Electrical Engineering/Computer Science (equivalent or higher)

If this is the role you have been looking for and you want to be part of a growing Company, with an exciting future then we would really love to hear from you. Together We Kandou It

Visit us at  and