Optimization of a Keccak Hardware Accelerator Protected Against Side-channel Attacks
il y a 2 jours
Position description
** Category**:
- Electronics components and equipments
**Contract**:
- Internship
** Job title**:
- Optimization of a Keccak Hardware Accelerator Protected against Side-Channel Attacks H/F
** Subject**:
- With the advent of Post-Quantum Cryptography (PQC), new cryptographic standards rely heavily on complex mathematical operations that must remain secure even against quantum computers. However, their implementations are vulnerable to side-channel attacks, which exploit physical leakages such as power or electromagnetic emissions to recover secret information. Masking countermeasures mitigate these attacks by splitting sensitive data into random shares, ensuring that no single computation reveals useful information to an attacker.
** Contract duration (months)**:
- 6
** Job description**:
- The objective of this internship is to optimize a first-order masked Keccak accelerator implementing Domain Oriented Masking (DOM) for protection against side-channel attacks. The work focuses on reducing both the hardware area and the amount of randomness required by the countermeasure, without compromising security. Starting from the existing masked SHA-3 accelerator developed at CEA [1], the student will analyze the main sources of area overhead introduced by the masking and randomness generation mechanisms. Based on this analysis, alternative micro-architectural solutions for the non-linear Keccak steps and the randomness dispatcher will be investigated to improve efficiency. The optimized design will be modeled in HDL and synthesized on FPGA or ASIC targets to evaluate cost, performance, and scalability. Security validation will be conducted using Test Vector Leakage Assessment (TVLA). The expected outcome is a more compact and resource-efficient masked Keccak accelerator that maintains first-order resistance, enabling practical deployment of secure SHA-3 hardware in post-quantum cryptographic systems.** Applicant Profile**:
- This offer is dedicated to master students looking for an ambitious research-oriented internship. If you are looking for an experience in ASIC and FPGA design with industrial-grade tools and processes, this internship is perfect for you It is required to have graduate-level experience in FPGA and ASIC design and be familiar with arithmetic circuit microarchitectures, RTL modelling (VHDL or Verilog/SystemVerilog) and synthesis (Synopsys Design Compiler, Xilinx Vivado).Position location
** Site**:
- Grenoble
** Job location**:
- France, Auvergne-Rhône-Alpes, Isère (38)
** Location**:
- Grenoble
General information- **Organisation**:
The French Alternative Energies and Atomic Energy Commission (CEA) is a key player in research, development and innovation in four main areas:
- defence and security,
- nuclear energy (fission and fusion),
- technological research for industry,
- fundamental research in the physical sciences and life sciences.Drawing on its widely acknowledged expertise, and thanks to its 16000 technicians, engineers, researchers and staff, the CEA actively participates in collaborative projects with a large number of academic and industrial partners.
The CEA is established in ten centers spread throughout France- **Reference**:2025-37905
**Description de l'unité**:
-
Grenoble, Auvergne-Rhône-Alpes, France CEA Temps pleinGeneral information Organisation The French Alternative Energies and Atomic Energy Commission (CEA) is a key player in research, development and innovation in four main areas :• defence and security,• nuclear energy (fission and fusion),• technological research for industry,• fundamental research in the physical sciences and life sciences.Drawing...
-
Grenoble, Auvergne-Rhône-Alpes, France CEA Temps pleinGeneral information Organisation The French Alternative Energies and Atomic Energy Commission (CEA) is a key player in research, development and innovation in four main areas :• defence and security,• nuclear energy (fission and fusion),• technological research for industry,• fundamental research in the physical sciences and life sciences.Drawing...
-
Channel Partner Manager EMEA
il y a 2 semaines
Grenoble, France Integrated DNA Technologies Temps pleinChannel Partner Manager EMEA Integrated DNA Technologies (IDT), one of Danaher’s 15+ operating companies, is seeking a Channel Partner Manager to manage Channel Partners Specialists in the assigned countries within the EMEA Region and to be accountable for Channel Partner performance. This fully remote role reports to the VP Sales EMEA&AAPAC and is part of...
-
Channel Partner Specialist
il y a 2 semaines
Grenoble, France Integrated DNA Technologies Temps plein5 days ago Be among the first 25 applicants Bring more to life. Are you ready to accelerate your potential and make a real difference within life sciences, diagnostics and biotechnology? At Integrated DNA Technologies (IDT), one of Danaher’s 15+ operating companies, our work saves lives—and we’re all united by a shared commitment to innovate for...
-
System-design-technology Co-optimization
il y a 2 jours
Grenoble, France CEA Temps pleinPosition description ** Category**: - Electronics components and equipments **Contract**: - Internship ** Job title**: - System-Design-Technology Co-optimization H/F ** Subject**: - System-Design-Technology Co-optimization ** Contract duration (months)**: - 6 ** Job description**: - Once a chip design is finished, after the Place & Route and...
-
Remote Channel Partner Manager, EMEA
il y a 2 semaines
Grenoble, France Integrated DNA Technologies Temps pleinA leading biotechnology firm is seeking a Channel Partner Manager to oversee Channel Partner Specialists within the EMEA region. This fully remote role involves managing sales through Channel partners, developing strategies for market penetration, and monitoring Channel Partner performance. Candidates should have a strong background in life sciences, 3+...
-
Python Software Engineer
il y a 2 semaines
Grenoble, France Canonical Temps pleinPython Software Engineer - Ubuntu Hardware Certification TeamJoin or sign in to find your next jobJoin to apply for the Python Software Engineer - Ubuntu Hardware Certification Team role at CanonicalPython Software Engineer - Ubuntu Hardware Certification Team3 months ago Be among the first 25 applicantsJoin to apply for the Python Software Engineer - Ubuntu...
-
Senior SOC Hardware Architect
il y a 1 semaine
Grenoble, France NXP Semiconductors Temps pleinNXP's MCU/MPU Engineering (MME) team is a central engineering organization responsible for developing and delivering Systems-on-a-Chip (SoCs) for NXP's Automotive, Edge, and Radar Processing business lines. MME's SoC Hardware Architecture team produces architectural solutions covering the very wide-range of SoCs required by the business lines. The team is...
-
Engineer in the Radio Frequency group
il y a 2 semaines
Grenoble, France ESRF - The European Synchrotron Temps pleinJob Title: Engineer in the Radio Frequency Group Ref.: 23-35-P-ASD-RF Contract Type: Permanent contract Publication Date: 14/12/2023 on Front Office site The Accelerator and Source Division (ASD) operates an accelerator complex with a 6 GeV electron storage ring, serving as the source of X-rays for experimental stations. In 2020, ESRF commissioned a new...
-
Product Manager
il y a 2 semaines
Grenoble, France Canonical Temps pleinOverviewCanonical is a pioneering tech firm at the forefront of open source. We publish Ubuntu, the platform for AI, IoT and the cloud, and provide products and services addressing challenges for developers and enterprises. This role is remote in the EMEA region and requires you to be located there. Canonical employs globally with 1200+ colleagues in 75+...
