Senior Digital Verification Engineer — Lead UVM

Il y a 2 jours

Rennes, Bretagne, France VLSI Temps plein

Cadence Design Systems, Inc.

Avez-vous les compétences et l'expérience requises pour ce poste ? Continuez votre lecture pour le savoir, et envoyez votre candidature.

is seeking a Senior Digital Verification Engineer to lead robust UVM verification environments for high-performance ASIC designs.

You will drive verification strategy, automate large-scale regression flows, and mentor a verification team across cross-functional groups. xuezdbg

Responsibilities include scalable test-bench architectures, reusable verification components, and achieving full functional and code coverage before RTL freeze.