AI-Driven Model Generation for SoC Design

il y a 3 semaines


Palaiseau, Île-de-France CEA Temps plein

CEA is seeking a highly skilled Research Engineer to contribute to cutting-edge advancements in Electronic Design Automation (EDA).

Within the context of a national project, you will play a pivotal role in developing a simulation environment tailored for chiplet-based System-on-Chip (SoC) architectures. Your expertise will be instrumental in leveraging AI-driven methodologies to enhance existing EDA workflows.

Your Responsibilities:
  • Develop and implement innovative AI-based model generation techniques for computing platform simulation. These models will encompass both functional behavior for software validation and performance prediction of the hardware platform.
  • Integrate the generated models seamlessly into a simulation environment (virtual prototype) specifically designed for chiplet-based architectures.
  • Conduct rigorous evaluations to assess the performance and effectiveness of the proposed AI solutions.
  • Stay abreast of the latest advancements and best practices in AI, SoC design, and related fields. Contribute to CEA's intellectual property through patents and publications.
Your Profile:

Required Qualifications:

  • A Ph.D. or Master's degree in Electrical Engineering, Computer Science, or a closely related field.
  • Proficiency in programming languages such as C/C++ and Python, along with experience utilizing relevant libraries and frameworks.
  • A strong foundation in AI, machine learning, and deep learning methods, including Graph Neural Networks (GNN) and Large Language Models (LLM).
  • Experience working with SoC high-level simulation frameworks that leverage QEMU and SystemC, or lower-level RTL description languages such as VHDL, Verilog, and SystemVerilog.
  • A genuine eagerness to learn and expand your knowledge base.

Preferred Qualifications:

  • A solid understanding of SoC architectures and EDA tools.
  • Exceptional problem-solving skills and the ability to thrive both independently and collaboratively in a fast-paced research environment.
  • Excellent communication and interpersonal skills, enabling you to present complex ideas clearly and effectively.


  • Palaiseau, Île-de-France CEA Temps plein

    Job Title: Research Engineer in AI-assisted Methods for Model Generation and Simulation of SoC DesignsWe are seeking a highly skilled Research Engineer to join our team at CEA to develop cutting-edge technology in the field of Electronic Design Automation (EDA).In the context of a national project, you will be responsible for developing a simulation...


  • Palaiseau, Île-de-France CEA Temps plein

    AI Research Engineer for SoC Design and Simulation Category: Electronics Components and Equipment Job Overview We are seeking a highly qualified and enthusiastic AI Research Engineer to contribute to pioneering advancements in Electronic Design Automation (EDA). In this role, you will be tasked with creating a simulation framework for chiplet-based...


  • Palaiseau, Île-de-France CEA Temps plein

    Job DescriptionPosition OverviewWe are seeking a highly skilled and motivated Research Engineer to join our team at CEA to develop cutting-edge technology in the field of Electronic Design Automation (EDA).Key ResponsibilitiesDevelop and implement AI-based model generation methodologies for computing platform simulation, covering functional behavior for...


  • Palaiseau, Île-de-France CEA Temps plein

    Job Title:PhD Position in AI-Assisted Generation of High-Level Models and Simulators for Hardware DesignJob Description:The CEA is seeking a highly motivated PhD student to work on a research project focused on the development of AI-assisted generation of high-level models and simulators for hardware design. The successful candidate will have the opportunity...


  • Palaiseau, Île-de-France CEA Temps plein

    Job DescriptionPosition OverviewThe CEA is seeking a highly skilled researcher to join our team in the field of electronic design automation. As a PhD student, you will be responsible for designing a methodology to automate the generation of Instruction Set Simulators (ISSs) from low-level Register Transfer Level (RTL) models.Key ResponsibilitiesDesign and...


  • Palaiseau, Île-de-France Cea Temps plein

    Simulation tools are essential for the design and validation of digital circuits. They use different levels of abstraction to facilitate hardware/software co-design and co-validation. Architecture simulators, called Instruction Set Simulators (ISSs) , provide high-level abstraction for fast functional verification and early design space exploration, while...


  • Palaiseau, Île-de-France CEA Temps plein

    Revolutionize Hardware Design with AI CEA is seeking a highly motivated PhD candidate to join our cutting-edge research team focused on leveraging artificial intelligence (AI) to transform the landscape of hardware design. The Challenge: Streamlining Hardware Development Through Automation Simulation tools are essential for designing and validating digital...


  • Palaiseau, Île-de-France CEA Temps plein

    Job DescriptionPosition OverviewThe CEA is seeking a highly skilled researcher to join our team in the field of electronic design automation. As a PhD student, you will be responsible for designing a methodology to automate the generation of Instruction Set Simulators (ISSs) from low-level Register Transfer Level (RTL) models.Key ResponsibilitiesDesign and...


  • Palaiseau, Île-de-France INRIA Temps plein

    Job DescriptionContext and OpportunitiesThis postdoctoral research position is part of the Inria-Nokia Bell Labs collaboration, LearnNet (Learning Networks), a challenging project that aims to develop innovative AI-driven solutions for inference delivery networks.Research ObjectivesWe are seeking a highly motivated researcher to study the problem of AI model...


  • Palaiseau, Île-de-France CEA Temps plein

    Job DescriptionPosition OverviewThe CEA is seeking a highly skilled researcher to develop a methodology for the automated generation of Instruction Set Simulators (ISSs) for digital circuits using machine learning techniques. The successful candidate will work on designing a tool that takes low-level Register Transfer Level (RTL) models as input and...


  • Palaiseau, Île-de-France MANPOWER FRANCE Temps plein

    Offre de posteManpower France recherche un Ingénieur d'études en génie électrique pour rejoindre son équipe.MissionsOptimisation de la performance des dispositifs :Concevoir et simuler électriquement et optiquement les modules tandemAnalyser les impacts de la modularisation (laser, grille métallique, design des cellules) et modéliser un anti-reflet...


  • Palaiseau, Île-de-France Institut Mines-Télécom Temps plein

    About Institut Mines-TélécomInstitut Mines-Télécom is a leading graduate school for engineering, renowned for its excellence in digital technology. Our institution is committed to providing high-quality education, emphasizing project management, innovation, and intercultural understanding.Our MissionWe aim to deploy AI-based attack detection and...


  • Palaiseau, Île-de-France Inria Temps plein

    About the CentreThe Inria Saclay-Île-de-France Research Centre is a leading institution in the field of computer science and applied mathematics. Established in 2008, it has developed as part of the Saclay site in partnership with Paris-Saclay University and the Institut Polytechnique de Paris.The centre has 40 project teams, 32 of which operate jointly...


  • Palaiseau, Île-de-France Onera Temps plein

    Shape the Future of Aerospace Engineering at ONERA ONERA, a leading research institution within the aerospace and defense sector, is seeking a highly motivated Research Engineer in Applied Mathematics to join our esteemed Information and Systems Processing Department (DTIS). We are dedicated to pushing the boundaries of aeronautical and space research,...


  • Palaiseau, Île-de-France Inria Temps plein

    About the Research CenterThe Inria Saclay research center was established in 2008 and plays a vital role in the development of the Saclay plateau, closely collaborating with the University of Paris-Saclay and the Institut Polytechnique de Paris. In 2021, strategic agreements were signed with these key partners to foster an ambitious site policy.The center...


  • Palaiseau, Île-de-France MANPOWER FRANCE Temps plein

    Poste d'Ingénieur d'études en génie électriqueManpower France, un acteur majeur du marché de l'emploi, recherche un Ingénieur d'études en génie électrique pour rejoindre son équipe.MissionsOptimisation de la performance des dispositifs solaires : concevoir et simuler électriquement et optiquement les modules tandem, analyser les impacts de la...


  • Palaiseau, Île-de-France MANPOWER FRANCE Temps plein

    Offre de poste : Ingénieur d'études en génie électriqueManpower France, un acteur majeur du marché de l'emploi, recherche un Ingénieur d'études en génie électrique pour rejoindre son équipe.MissionsOptimisation de la performance des dispositifs : concevoir et simuler électriquement et optiquement les modules tandem, analyser les impacts de la...


  • Palaiseau, Île-de-France MANPOWER FRANCE Temps plein

    Offre de poste : Ingénieur d'études en génie électriqueManpower France, un acteur majeur du marché de l'emploi, recherche un Ingénieur d'études en génie électrique pour rejoindre son équipe.MissionsOptimisation de la performance des dispositifs : concevoir et simuler électriquement et optiquement les modules tandem, analyser les impacts de la...


  • Palaiseau, Île-de-France Inria Temps plein

    About the Research CenterThe Inria Saclay research center was established in 2008 and is a key player in the development of the Saclay plateau, closely collaborating with the University of Paris-Saclay and the Institut Polytechnique de Paris. In 2021, strategic agreements were signed with these two prominent partners to foster an ambitious site policy.The...


  • Palaiseau, Île-de-France INRIA Temps plein

    About This Opportunity This Postdoctoral Research position is funded by the Inria-Nokia Bell Labs challenge: LearnNet (Learning Networks). You will contribute to cutting-edge research at the intersection of networking and artificial intelligence. Your Mission We are seeking a highly motivated researcher to investigate the problem of AI model placement...