Research Engineer in AI-assisted Methods for Model Generation and Simulation of SoC Designs H/F
il y a 5 jours
Position Overview
We are seeking a highly skilled and motivated Research Engineer to join our team at CEA to develop cutting-edge technology in the field of Electronic Design Automation (EDA).
Key Responsibilities
- Develop and implement AI-based model generation methodologies for computing platform simulation, covering functional behavior for software validation and performance prediction of the hardware platform.
- Integrate the generated models into a simulation environment (virtual prototype) targeting chiplet-based architectures.
- Evaluate the performance and effectiveness of the proposed solution.
- Stay ahead of advances and best practices in AI, SoC design, and related fields, and contribute to CEA's intellectual property through patents and publications.
Requirements
- Ph.D. or Master's degree in Electrical Engineering, Computer Science, or a related field.
- Proficiency in programming languages such as C/C++ and Python, and experience with relevant libraries/frameworks.
- Strong background in AI, machine learning, and deep learning methods, such as GNN and LLM.
- Experience in SoC high-level simulation frameworks utilizing QEMU and SystemC or lower-level RTL description languages (e.g. VHDL, Verilog, SystemVerilog).
- A strong willingness to learn.
Preferred Qualifications
- Solid understanding of SoC architectures and EDA tools.
- Excellent problem-solving skills and ability to work both independently and collaboratively in a fast-paced research environment.
- Strong communication and interpersonal skills with the ability to present complex ideas clearly and effectively.
-
AI Research Engineer for SoC Design and Simulation
il y a 4 semaines
Palaiseau, Île-de-France CEA Temps pleinAI Research Engineer for SoC Design and Simulation Category: Electronics Components and Equipment Job Overview We are seeking a highly qualified and enthusiastic AI Research Engineer to contribute to pioneering advancements in Electronic Design Automation (EDA). In this role, you will be tasked with creating a simulation framework for chiplet-based...
-
AI-Driven Model Generation for SoC Design
il y a 3 semaines
Palaiseau, Île-de-France CEA Temps pleinCEA is seeking a highly skilled Research Engineer to contribute to cutting-edge advancements in Electronic Design Automation (EDA). Within the context of a national project, you will play a pivotal role in developing a simulation environment tailored for chiplet-based System-on-Chip (SoC) architectures. Your expertise will be instrumental in leveraging...
-
Palaiseau, Île-de-France CEA Temps pleinJob Title:PhD Position in AI-Assisted Generation of High-Level Models and Simulators for Hardware DesignJob Description:The CEA is seeking a highly motivated PhD student to work on a research project focused on the development of AI-assisted generation of high-level models and simulators for hardware design. The successful candidate will have the opportunity...
-
Palaiseau, Île-de-France CEA Temps pleinJob DescriptionPosition OverviewThe CEA is seeking a highly skilled researcher to join our team in the field of electronic design automation. As a PhD student, you will be responsible for designing a methodology to automate the generation of Instruction Set Simulators (ISSs) from low-level Register Transfer Level (RTL) models.Key ResponsibilitiesDesign and...
-
Palaiseau, Île-de-France Cea Temps pleinSimulation tools are essential for the design and validation of digital circuits. They use different levels of abstraction to facilitate hardware/software co-design and co-validation. Architecture simulators, called Instruction Set Simulators (ISSs) , provide high-level abstraction for fast functional verification and early design space exploration, while...
-
Research Engineer in Applied Mathematics for Aerospace Design
il y a 3 semaines
Palaiseau, Île-de-France Onera Temps pleinShape the Future of Aerospace Engineering at ONERA ONERA, a leading research institution within the aerospace and defense sector, is seeking a highly motivated Research Engineer in Applied Mathematics to join our esteemed Information and Systems Processing Department (DTIS). We are dedicated to pushing the boundaries of aeronautical and space research,...
-
Palaiseau, Île-de-France CEA Temps pleinRevolutionize Hardware Design with AI CEA is seeking a highly motivated PhD candidate to join our cutting-edge research team focused on leveraging artificial intelligence (AI) to transform the landscape of hardware design. The Challenge: Streamlining Hardware Development Through Automation Simulation tools are essential for designing and validating digital...
-
Palaiseau, Île-de-France INRIA Temps pleinJob DescriptionContext and OpportunitiesThis postdoctoral research position is part of the Inria-Nokia Bell Labs collaboration, LearnNet (Learning Networks), a challenging project that aims to develop innovative AI-driven solutions for inference delivery networks.Research ObjectivesWe are seeking a highly motivated researcher to study the problem of AI model...
-
Electromagnetics Modeling and Simulation Expert
il y a 1 semaine
Palaiseau, Île-de-France microTECH Global LTD Temps pleinJob Description**About the Role**We are seeking a highly skilled Signal Integrity and Power Integrity Engineer to join our team at microTECH Global LTD. As a key member of our engineering team, you will be responsible for designing and implementing signal integrity and power integrity solutions for our high-speed digital and RF systems.Key...
-
Postdoctoral Researcher in AI Model Optimization
il y a 4 semaines
Palaiseau, Île-de-France INRIA Temps pleinContext and Advantages of the Position This postdoctoral position is part of a collaborative initiative aimed at advancing research in Learning Networks. Assigned Responsibilities Key Tasks: In this role, the focus will be on investigating the complexities of AI model deployment within Inference Delivery Networks (IDNs). This presents a significant...
-
Postdoctoral Researcher in AI Model Optimization
il y a 4 semaines
Palaiseau, Île-de-France INRIA Temps pleinPosition OverviewThis postdoctoral position is supported by the Inria-Nokia Bell Labs initiative: LearnNet (Learning Networks).Key ResponsibilitiesThe focus of this postdoctoral research will be on the optimization of AI model placement within Inference Delivery Networks (IDNs). This complex challenge requires balancing model performance, inference speed,...
-
Postdoctoral Researcher in AI Model Optimization
il y a 4 semaines
Palaiseau, Île-de-France INRIA Temps pleinContext and Advantages of the Position This postdoctoral position is supported by the collaborative initiative between Inria and Nokia Bell Labs, focusing on Learning Networks. Assigned Responsibilities Key Tasks: In this role, the focus will be on exploring the complexities of AI model allocation within Inference Delivery Networks (IDNs). This presents a...
-
Postdoctoral Researcher in AI Model Optimization
il y a 4 semaines
Palaiseau, Île-de-France INRIA Temps pleinContext and Advantages of the Position This postdoctoral opportunity is supported by the collaborative initiative between Inria and Nokia Bell Labs, focusing on Learning Networks. Assigned Responsibilities Key Tasks: In this role, the researcher will investigate the complexities surrounding the placement of AI models within Inference Delivery Networks...
-
AI Model Placement in Inference Delivery Networks
il y a 3 semaines
Palaiseau, Île-de-France INRIA Temps pleinAbout This Opportunity This Postdoctoral Research position is funded by the Inria-Nokia Bell Labs challenge: LearnNet (Learning Networks). You will contribute to cutting-edge research at the intersection of networking and artificial intelligence. Your Mission We are seeking a highly motivated researcher to investigate the problem of AI model placement...
-
Postdoctoral Researcher in AI Model Optimization
il y a 4 semaines
Palaiseau, Île-de-France INRIA Temps pleinPosition OverviewThis postdoctoral position is supported by the collaborative initiative between Inria and Nokia Bell Labs, focusing on the challenge of Learning Networks.Key ResponsibilitiesThe primary objective of this role is to investigate the complexities surrounding the placement of AI models within Inference Delivery Networks (IDNs). This task...
-
Postdoctoral Researcher in AI Model Optimization
il y a 4 semaines
Palaiseau, Île-de-France INRIA Temps pleinPosition OverviewThis postdoctoral research opportunity is supported by the collaborative initiative between Inria and Nokia Bell Labs, focusing on Learning Networks.Key ResponsibilitiesThe primary objective of this role is to investigate the intricacies of AI model deployment within Inference Delivery Networks (IDNs). This presents a complex optimization...
-
Postdoctoral Researcher F/H in Connectivity Model Generation
il y a 4 semaines
Palaiseau, Île-de-France Inria Temps pleinAbout the Research CenterThe Inria Saclay research center was established in 2008 and plays a vital role in the development of the Saclay plateau, closely collaborating with the University of Paris-Saclay and the Institut Polytechnique de Paris. In 2021, strategic agreements were signed with these key partners to foster an ambitious site policy.The center...
-
Palaiseau, Île-de-France CEA Temps pleinJob DescriptionPosition OverviewThe CEA is seeking a highly skilled researcher to develop a methodology for the automated generation of Instruction Set Simulators (ISSs) for digital circuits using machine learning techniques. The successful candidate will work on designing a tool that takes low-level Register Transfer Level (RTL) models as input and...
-
Machine Learning Engineer
il y a 6 jours
Palaiseau, Île-de-France Inria Temps pleinAbout the JobWe are seeking a highly motivated and skilled Machine Learning Engineer to join our team at Inria. As a Machine Learning Engineer, you will be responsible for developing and implementing machine learning algorithms and techniques to solve complex problems in science and technology.Key ResponsibilitiesDevelop and implement machine learning...
-
Designing Innovative Methods for Hardware Design Automation
il y a 1 semaine
Palaiseau, Île-de-France CEA Temps pleinJob DescriptionPosition OverviewThe CEA is seeking a highly skilled researcher to join our team in the field of electronic design automation. As a PhD student, you will be responsible for designing a methodology to automate the generation of Instruction Set Simulators (ISSs) from low-level Register Transfer Level (RTL) models.Key ResponsibilitiesDesign and...